Theses most similar to Locality-aware cache hierarchy management for multicore processors (Kurian, Georg; 2015) read it
Latency reduction techniques in chip multiprocessor cache systems
Zhang, Michael Ruogu, 1977- (2006)
- Advisor: Krste AsanoviÄ
- Department of Electrical Engineering and Computer Science
Fast thread communication and synchronization mechanisms for a scalable single chip multiprocessor
Keckler, Stephen William (1998)
- Advisor: Dr. William J. Dally
- Department of Electrical Engineering and Computer Science
Estimating memory locality for virtual machines on NUMA systems
Milouchev, Alexandre (Alexandre M.) (2013)
- Advisor: Saman Amarasinghe
- Department of Electrical Engineering and Computer Science
- Advisor: Li-Shiuan Peh
- Department of Electrical Engineering and Computer Science
- Advisor: Srinivas Devadas
- Department of Electrical Engineering and Computer Science
Directoryless shared memory architecture using thread migration and remote access
Shim, Keun Sup (2014)
- Advisor: Srinivas Devadas
- Department of Electrical Engineering and Computer Science
- Advisor: Srinivas Devadas
- Department of Electrical Engineering and Computer Science
Reducing data movement in multicore chips with computation and data co-scheduling
Tsai, Po-An (2015)
- Advisor: Daniel Sanchez
- Department of Electrical Engineering and Computer Science
- Advisor: Jammalamadaka, Arvind K. (Arvind Kumar), 1981-
- Department of Electrical Engineering and Computer Science
- Advisors: Arvind; Larry Rudolph
- Department of Electrical Engineering and Computer Science