Theses most similar to High level compilation for gate reconfigurable architectures (Babb, Jonathan William; 2001) read it
- Advisor: Charles G. Sodini
- Department of Electrical Engineering and Computer Science
- Advisor: Larry Rudolph
- Department of Electrical Engineering and Computer Science
Simplified vector-thread architectures for flexible and efficient data-parallel accelerators
Batten, Christopher Francis (2010)
- Advisor: Krste AsanoviÄ
- Department of Electrical Engineering and Computer Science
HAsim : cycle-accurate multicore performance models on FPGAs
Pellauer, Michael (Michael Ignatius) (2011)
- Advisors: Jammalamadaka, Arvind K. (Arvind Kumar), 1981-; Joel Emer
- Department of Electrical Engineering and Computer Science
- Advisor: Arvind
- Department of Electrical Engineering and Computer Science
Software orchestration of instruction level parallelism on tiled processor architectures
Lee, Walter (Walter Cheng-Wan) (2005)
- Advisors: Anant Agarwal; Saman Amarasinghe
- Department of Electrical Engineering and Computer Science
Evolve : a preliminary multicore architecture for Introspective Computing
Eastep, Jonathan M. (Jonathan Michael) (2007)
- Advisor: Anant Agarwal
- Department of Electrical Engineering and Computer Science
Use of high-level design information for enabling automation of fine-grained power gating
Agarwal, Abhinav (2014)
- Advisor: Arvind
- Department of Electrical Engineering and Computer Science
- Advisor: Arvind
- Department of Electrical Engineering and Computer Science
Scalable reconfigurable computing leveraging latency-insensitive channels
Fleming, Kermin Elliott, Jr (2013)
- Advisors: Arvind; Joel S. Emer
- Department of Electrical Engineering and Computer Science