Theses most similar to Design of trace caches for high bandwidth instruction fetching (Sung, Michael, 1975-; 1998) read it
- Advisor: William E. Weihl
- Department of Electrical Engineering and Computer Science
AXCIS : rapid processor architectural exploration using canonical instruction segments
Liu, Rose F. (Rose Frances) (2005)
- Advisor: Krste AsanoviÄ
- Department of Electrical Engineering and Computer Science
Banked microarchitectures for complexity-effective superscalar microprocessors
Tseng, Jessica Hui-Chun, 1977- (2006)
- Advisor: Krste AsanoviÄ
- Department of Electrical Engineering and Computer Science
QuickStep, a system for performance monitoring and debugging parallel applications on the Alewife multiprocessor
Mitra, Sramana (1995)
- Advisor: Anant Agarwal
- Department of Electrical Engineering and Computer Science
- Advisors: Charles E. Leiserson; Volker Strumpen
- Department of Electrical Engineering and Computer Science
- Advisor: Anant Agarwal
- Department of Electrical Engineering and Computer Science
- Advisor: Anant Agarwal
- Department of Electrical Engineering and Computer Science
- Advisor: Srinivas Devadas
- Department of Electrical Engineering and Computer Science
Store Buffers : implementing single cycle store instructions in write-through, write-back and set associative caches
Nagpal, Radhika (1994)
- Advisor: Anant Agarwal
- Department of Electrical Engineering and Computer Science
A flexible compilation infrastructure for VLIW and SIMD architectures
Maze, David Z. (David Zachary), 1978- (2001)
- Advisor: Saman Amarasinghe
- Department of Electrical Engineering and Computer Science