Theses most similar to Load-balanced rendering on a general-purpose tiled architecture (Chen, Jiawen (Jiawen Kevin); 2005) read it
- Advisor: Saman Amarasinghe
- Department of Electrical Engineering and Computer Science
- Advisor: Anant Agarwal
- Department of Electrical Engineering and Computer Science
- Advisor: Seth Teller
- Department of Electrical Engineering and Computer Science
- Advisor: Saman Amarasinghe
- Department of Electrical Engineering and Computer Science
- Advisor: Alan Edelman
- Department of Mathematics
Auto-tuning on the macro scale : high level algorithmic auto-tuning for scientific applications
Chan, Cy P (2012)
- Advisor: Alan Edelman
- Department of Electrical Engineering and Computer Science
- Advisor: Saman Amarasinghe
- Department of Electrical Engineering and Computer Science
- Advisor: Saman Amarasinghe
- Department of Electrical Engineering and Computer Science
Software orchestration of instruction level parallelism on tiled processor architectures
Lee, Walter (Walter Cheng-Wan) (2005)
- Advisors: Anant Agarwal; Saman Amarasinghe
- Department of Electrical Engineering and Computer Science
Store Buffers : implementing single cycle store instructions in write-through, write-back and set associative caches
Nagpal, Radhika (1994)
- Advisor: Anant Agarwal
- Department of Electrical Engineering and Computer Science